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Abstract—This paper presents a Voltage-Modulated
Direct Power Control (VM-DPC) with an additional parallel
compensator for the Doubly Fed Induction Generator
(DFIG) under unbalanced grid conditions. The proposed
method not only guarantees a satisfying steady-state
performance but provides also a regulating property of
the negative-sequence output currents through designed
negative-sequence parallel compensator. It can provide
symmetrical stator currents and suppress the ripples in
both active and reactive powers under unbalanced grid
conditions. The performance of the proposed method
are verified by comparing it with three different control
strategies in simulations carried out in Matlab/Simulink
SimScape Power System. Finally, the effectiveness of
the proposed method is evaluated in an experimental
prototype, which proves the proposed VM-DPC with the
additional compensator has a satisfactory steady-state
performance and a fast power transient response under
unbalanced grid conditions.
Index Terms—Direct power control (DPC), doubly fed
induction generator (DFIG), rotor side converter (RSC), un-
balanced voltage condition.
I. INTRODUCTION
W IND power has experienced rapid growth in recentdecade and has became one of the most competitive
renewable energy sources [1]. The Doubly-Fed Induction Gen-
erator (DFIG) is the dominant onshore wind power generation
topology due to the advantages including flexible power reg-
ulating capability and low cost of the back-to-back converter.
Due to the increasing penetration level, the wind turbines are
now required to withstand grid faults and disturbances as well
as contributing to the grid recovery [2]. The DFIG system,
however, is sensitive to the stator voltage disturbances due
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to the direct connection between the stator and the grid [3].
The Vector Oriented Control (VOC) is the most well-known
control strategy for DFIG. But the Phase-Locked Loop (PLL)
is required in VOC, which may be disturbed by the voltage
distortion [4], [5].
The Direct Power Control (DPC) techniques have been
widely discussed in the last decades and proved to be feasible
in DFIG control applications [6]–[12]. Conventional Look-
Up-Table (LUT) based DPC technique enables DFIGs with
faster transient power dynamics than VOC [6], [7]. The
main drawback of LUT-DPC is the time-varying switching
frequency, which results in unexpected fluctuations in stator
current and power. To solve the problem, numbers of improved
DPC methods have been proposed such as Model Predictive
Control (MPC)-DPC, Sliding Model Control (SMC)-DPC, and
Voltage Modulated (VM)-DPC. The MPC-DPC can select the
optimal voltage vector by minimizing the cost function, which
is more effective and accurate than traditional DPC [10].
However, the MPC-DPC is relatively complex, the evaluation
of the optimal voltage vector requires a lot of computation
time. SMC-DPC is a robust control strategy [8], but it is
a nonlinear control and has a potential chattering problem,
which may introduce instability to the control system. The
VM-DPC combined with Pulse-Width-Modulation (PWM) has
recently been proposed [13]–[16], which provides a linear-
time-invariant characteristic. It has been applied in voltage
source converter and has been experimentally proved to be
well-performed with a small-level of current fluctuations in
steady-state [14], [15]. However, it has not been applied to
wind power generation. Besides, the limitations and improve-
ments of VM-DPC under unbalanced voltage conditions have
not been thoroughly discussed.
Most of the control strategies are sensitive to the grid distur-
bance and unbalanced grid faults [8], [17]. A flexible current
selector based on VOC is designed for the distributed power
generation system under the unbalanced voltage conditions
[18]. For the DPC based control, several efforts have been
addressed to improve the performance under unbalanced grid
conditions by adding compensation terms, which works well
for the LUT-DPC and SMC-DPC strategies [8], [17], [19].
An improved MPC-DPC with unified power compensation is
proposed in [10], which can reduce the current harmonic and
restrain power ripples under unbalanced voltage conditions.
However, it requires a PLL to obtain synchronous phase posi-
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tion. An improved DPC design with a frequency estimation
algorithm is proposed in [20] to deal with the frequency
deviation and harmonic distortion problems. However, the
design requests a frequency estimation unit to provide the
phase signal of the stator voltage. A resonant based back-
stepping DPC is proposed in [21], which can provide satisfying
performance under unbalanced conditions without the need
of sequence decomposition, but a PLL is needed for the
compensation block. An improved SMC-DPC method using
extended active power is presented in [5], which restrains the
ripple of stator current and electromagnetic torque effectively
under unbalanced conditions. However it provides a stator
current with relatively large harmonics under balanced grid
conditions. A four-leg stator side converter configuration is
proposed for a stand-alone DFIG-based generation system,
which largely improves the system performance when con-
nected to an unbalanced load [22]. However, the application
for grid-connected DFIG system is not mentioned.
The purpose of this paper is to present a simple yet efficient
control strategy for Rotor Side Converter (RSC) to improve
the performance of DFIG under both balanced and unbalanced
grid conditions. The VM-DPC is designed as the control basis
to obtain an improved steady-state performance and a fast
transient response of DFIG under balanced grid conditions.
Besides, a Parallel Compensator (PC) is designed to operate
along with the VM-DPC and control the negative-sequence
current through a closed-loop structure, which can balance
the stator current and reduce the ripples in active and reactive
powers under unbalanced grid conditions. The merits of the
proposed method are as follows:
• Guaranteed steady-state performance under unbalanced
voltage conditions by the elimination of the negative-sequence
stator current and reduction of the third-order harmonics. The
active and reactive power fluctuations having twice the funda-
mental frequency and the electromagnetic torque ripples under
unbalanced grid conditions are also significantly suppressed.
• The proposed VM-DPC with PC provides a fast and
smooth power transient response under unbalanced voltage
condition, which indicates a potential application of the pro-
posed method for quick dynamic response scenarios under
unbalanced grid conditions.
• The proposed control design has a simple structure,
which does not require a PLL or measurement of the rotor
side current.
Although the idea for voltage source converters was firstly
introduced in [23], in this paper, the VM-DPC with compen-
sator is applied in DFIG rather than voltage source converter.
The simulation results are compared with three different
control strategies, including two with targeted improvements
under unbalanced voltage conditions and as well as the pure
VM-DPC. Moreover, the effectiveness of the proposed method
applied in DFIG is tested through an experimental prototype.
II. BASIC KNOWLEDGE OF VM-DPC AND DESIGN OF
PARALLEL COMPENSATOR
In order to investigate the proposed control strategy, the
basic mathematical modeling of the DFIG is firstly presented
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Fig. 1. Equivalent circuit of the DFIG in the stator stationary (αβ)
reference frame.
in subsection A. The derivation of the PC designed for the
unbalanced grid conditions is presented in subsection B.
A. Design of VM-DPC for Rotor Side Converter
The equivalent circuit of the DFIG in the αβ reference
frame is presented in Fig. 1, where the space vectors of the
stator side and rotor side voltages can be expressed as follows,
vss =Rsi
s
s +
dψss
dt
vsr =Rri
s
r +
dψsr
dt
− jωmψsr
, (1)
where vss = vsα + jvsβ and v
s
r = vrα + jvrβ are the space
vector of the stator voltages. Note that the superscript ‘s’ of the
vectors indicates the αβ reference frames, which is omitted in
the rest of this paper for simplicity. Besides, is, ir, ψs, and ψr
represent the space vectors of the stator and rotor side currents,
the stator and rotor side fluxes, respectively, ωm represents the
electrical angular frequency of the rotor, Rs and Rr represent
stator and rotor resistances, respectively. The stator and rotor
side flux linkages can be expressed as ψs = Lsis +Lmir and
ψr = Lrir + Lmis, where the self inductances of the stator
and rotor windings are Ls = Lσs + Lm and Lr = Lσr + Lm,
respectively, Lm denotes the mutual inductance. Note that (1)
can be rearranged as follows,
vr −
Lr
Lm
vs =Rrir + σLm
dis
dt
− jωm(σLmis
+
Lr
Lm
ψs)−
RsLr
Lm
is
, (2)
where σ , 1− LsLrL2m is the leakage factor. According to (2), the
instantaneous variation of the stator currents can be derived as
follows,

disα
dt
=
1
σLm
(vrα −
Lr
Lm
vsα −Rrirα +
RsLr
Lm
isα
− ωm
Lr
Lm
ψsβ − σωmLmisβ)
disβ
dt
=
1
σLm
(vrβ −
Lr
Lm
vsβ −Rrirβ +
RsLr
Lm
isβ
+ ωm
Lr
Lm
ψsα + σωmLmisα)
. (3)
The stator active and reactive powers are calculated as,
Ps + jQs = −
3
2
vs · is∗s . (4)
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According to (4), the instantaneous variations of the stator
active and reactive powers can be derived as,
dP s
dt
= −3
2
(
dvsα
dt
isα +
disα
dt
vsα +
dvsβ
dt
isβ +
disβ
dt
vsβ)
dQs
dt
= −3
2
(
dvsβ
dt
isα +
disα
dt
vsβ −
dvsα
dt
isβ −
disβ
dt
vsα).
.
(5)
As expressed in (5), the instantaneous grid voltage varia-
tion is required. Note that the VM-DPC is designed based
on an ideal grid condition with the voltage angular fre-
quency of ωs. The stator side voltage can be expressed as,
vsα = |vs|cos(ωst + θ0), vsβ = |vs|sin(ωst + θ0). Therefore,
the instantaneous grid voltage variation can be expressed as
dvsα/dt = −ωsvsβ , dvsβ/dt = ωsvsα. Since the stator
resistance is small, which can be neglected, the stator flux
can be approximated as,
ψs ≈ −j
1
ωs
vs. (6)
It is noted that the rotor resistance Rr is relatively small in
the DFIG with a large capacity, therefore, by neglecting the
terms with Rr and manipulating (3), (5), and (6), the dynamics
of the instantaneous active and reactive powers are carried out
as, 
dPs
dt
=− ωrQs +
LrRs
σL2m
Ps
− 3
2Lmσ
(vrαvsα + vrβvsβ −
Lrωr
Lmωs
|vs|2)︸ ︷︷ ︸
UrP
dQs
dt
=ωrPs +
LrRs
σL2m
Qs −
3
2Lmσ
(vrαvsβ − vrβvsα)︸ ︷︷ ︸
UrQ
,
(7)
where UrP and UrQ are defined as Voltage Modulated Regula-
tion (VMR) terms, which represent the coupling terms between
the stator voltage and the rotor voltage. According to (7), the
VMR terms can be rearranged as follows,UrP =Ksνrp +KsωrQs +
Lrωr
Lmωs
|vs|2
UrQ =Ksνrq −KsωrPs
, (8)
where Ks = −2σLm/3 is the gain of the power compensation,
νrp and νrq are the power regulating variables of the active
and reactive powers, respectively,
νrp =
dPs
dt
− LrRs
σL2m
Ps
νrq =
dQs
dt
− LrRs
σL2m
Qs
. (9)
Note that various control methods can be used to generate
νrp and νrq, for the sake of simplicity, a simple Proportional-
Integral (PI) control is chosen to design the VM-DPC in this
paper as follows,
νrp =Krp(P
∗
s − Ps) +Kri
∫
(P ∗s − Ps)dt
νrq =Krp(Q
∗
s −Qs) +Kri
∫
(Q∗s −Qs)dt
, (10)
+
+
−
+
Tg / 4
Time delay
Delay Signal Cancellation 
f s+(t)
f s-(t)
f s(t) j
1/ 2
1/ 2
Fig. 2. Control block diagram of a delay signal cancellation (DSC) [25].
where P ∗s and Q
∗
s are the references of stator active and
reactive powers, respectively. Krp and Kri are the control
parameters of the rotor side VM-DPC. By using the differ-
ential expression of (10) and (9) and applying the Laplace
transform, the control system can be transformed into a single-
input, single-output system. The guaranteed global exponential
stability of the system can be proved [13].
The controlled RSC terminal voltage signals in the αβ
reference frame can be calculated by the definition of VMR
inputs UP and UQ as,
vrα =
vsαUrP + vsβUrQ
|vs|2
+
Lrωr
Lmωs
vsα
vrβ =
vsβUrP − vsαUrQ
|vs|2
+
Lrωr
Lmωs
vsβ
. (11)
B. Parallel Compensator (PC) Designed for DFIG Under
Unbalanced Voltage Conditions
The proposed VM-DPC is built based on an ideal grid
condition. The performance will be strongly deteriorated under
unbalanced grid conditions. To improve the performance of
VM-DPC under unbalanced grid conditions, the PC is intro-
duced in this subsection.
To further explain the mechanism of the proposed parallel
compensator, the mathematical modeling of the DFIG under
unbalanced grid conditions is presented. The positive and
negative sequences of the stator voltage vs, can be further
expressed as follows,
vss = v
s+
s + v
s−
s
= |vs+s |ej(ωst+φ
+
vs) + |vs−s |ej(−ωst+φ
−
vs),
(12)
where superscript ′s′ denotes the αβ reference frame. It is
omitted in the later of this paper for simplicity as vectors are
implemented in the same αβ reference frame. It is noted that
the DPC usually excites the third-order harmonic components
in the stator current under unbalanced conditions [8], [17],
[24]. Therefore, the stator current vector can be presented in
detail as follows,
is = i
+
s + i
−
s + i
3+
s = |i+s |ej(ωst+φ
+
is)
+ |i−s |ej(−ωst+φ
−
is) + |i3+s |ej(3ωst+φ
3+
is ),
(13)
The relationship between the vectors vs and is is presented
as shown in Fig. 3. In order to eliminate the negative-
sequence current and reduce the power ripples, the sequence
separation should be considered in the first place. The tra-
ditional sequence separation method requires the coordinate
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transformation of the signals and using band-trap filter [26].
In this paper, a Delay Signal Cancellation (DSC) technique is
used to extract the negative-sequence components. The DSC
allows extracting the positive and negative sequence with a
time delay of 1/4 of the signal period without a coordinate
transformation, but it is sensitive to frequency variations [25].
It has been widely used to improve PLL or DFIG control
under unbalanced grid conditions [19], [27], [28]. The DSC of
the stator voltage can be designed according to the following
equations,
v+(t) =
1
2
[vs(t) + jvs(t− Tg
4
)]
v−(t) =
1
2
[vs(t)− jvs(t− Tg
4
)]
, (14)
where Tg is the period of the grid voltage. The control block
diagram of the DSC is shown in Fig. 2. It is noted that
the negative-sequence components with the fundamental fre-
quency and the positive-sequence of the third-order harmonics
will be output through the same port of DSC designed for
stator currents as follows,
i+(t) =
1
2
[i(t) + jis(t− Tg
4
)]
i−(t) + is3+(t) =
1
2
[is(t)− ji(t− Tg
4
)]
, (15)
Then, Ps and Qs can be separated into different components
as follows,{
Ps = Ps11 + Ps12 + Ps21 + Ps22 + Ps13 + Ps23
Qs = Qs11 +Qs12 +Qs21 +Qs22 +Qs13 +Qs23
, (16)
The detailed expression of each power component can be
written as
Ps11 =−
3
2
(v+sαi
+
sα + v
+
sβi
+
sβ), Ps12 = −
3
2
(v+sαi
−
sα + v
+
sβi
−
sβ)
Ps21 =−
3
2
(v−sαi
+
sα + v
−
sβi
+
sβ), Ps22 = −
3
2
(v−sαi
−
sα + v
−
sβi
−
sβ)
Ps13 =−
3
2
(v+sαi
3+
sα + v
+
sβi
3+
sβ ), Ps23 = −
3
2
(v−sαi
3+
sα + v
−
sβi
3+
sβ )
Qs11 =−
3
2
(v+sβi
+
sα − v+sαi+sβ), Qs12 = −
3
2
(v+sβi
−
sα − v+sαi−sβ)
Qs21 =−
3
2
(v−sβi
+
sα − v−sαi+sβ), Qs22 = −
3
2
(v−sβi
−
sα − v−sαi−sβ)
Qs13 =−
3
2
(v+sβi
3+
sα − v+sαi3+sβ ), Qs23 = −
3
2
(v−sβi
3+
sα − v−sαi3+sβ )
(17)
Here, (Ps11, Qs11), (Ps22, Qs22) are the dc values, which
are composed by the components with the same sequence.
(Ps12, Qs12), (Ps21, Qs21), and (Ps13, Qs13) are the values
with twice the fundamental frequency, which are generated
by the coupling between the different sequence components.
(Ps23, Qs23) with four times of the fundamental frequency, is
generated by the coupling between v−s and i
3+
s . It has already
been proved that the ac components cannot be eliminated
simultaneously [8]. Normally, there are three control schemes
to choose from, e.g., maintaining the sinusoidal stator currents,
keeping constant active power, or removing the ripples of
reactive power. The unbalanced stator currents will cause
electromagnetic torque ripples as well as power fluctuations
α
β
s
v
+
s
v
−
s
i
+
s
i
−
3
s
i
+
s
v
s
i
Fig. 3. Relationship of the vectors is and vs with different sequence
components.
and deteriorate the grid stability [29], [30]. The main purpose
of the designed compensator is to realize how to balance the
stator current, which is to eliminate the negative sequence of
stator current i−s and to reduce the ripples in Ps and Qs under
unbalanced conditions.
According to (17), there are six power coupling pairs, i.e.
(Ps11, Qs11), (Ps12, Qs12), (Ps21, Qs21), (Ps22, Qs22),
(Ps13, Qs13), and (Ps23, Qs23). Among them, only
(Ps11, Qs11) and (Ps22, Qs22) are the dc components,
which can be simply controlled by PI control technique.
Since (Ps22, Qs22) is only related to v−s and i
−
s , the term i
−
s
can be eliminated by controlling (Ps22, Qs22) to be zero. Once
i−s = 0, the ac component (Ps12, Qs12) is also eliminated.
Therefore, the fluctuation of the powers, as well as the
third order harmonics i3s+ in the stator currents, which are
induced by the power components of twice the fundamental
frequency, can be restrained [31]. Consequently, in this
paper, a PC is designed to dynamically regulate (Ps22, Qs22)
through a closed-loop structure. By regulating (Ps22, Qs22)
to zero, the PC is capable of eliminating i−s in the stator
currents and reducing the power ripples as well as i3+s . The
compensator only operates under unbalanced conditions. In
the balanced condition, the DFIG is automatically controlled
by the conventional VM-DPC. Another potential application
of PC is to provide a negative-sequence reactive current
to overcome the voltage rise and voltage distortion under
unbalanced conditions [32]. It is noted that i−(t) and
i+(t) are both outputs from the same port of the DSC.
Therefore, the active and reactive power inputs of the PC are
Psn = Ps22+Ps23, Qsn = Qs22+Qs23, separately. The PC is
mainly designed to control the dc components Ps22 and Qs22.
The basic control scheme of the VM-DPC combined with PC
is shown in Fig. 4. According to (17), the derivations of Ps22
and Qs22 can be derived as,

dP s22
dt
=− 3
2
(
dv−sα
dt
i−sα +
di−sα
dt
v−sα +
dv−sβ
dt
i−sβ +
di−sβ
dt
v−sβ)
dQs22
dt
=− 3
2
(
dv−sβ
dt
i−sα +
di−sα
dt
v−sβ −
dv−sα
dt
i−sβ −
di−sβ
dt
v−sα).
(18)
The angular frequency of negative-sequence stator voltage
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DSC
VM-
DPC
PC
DSC
vs
+
vr
vcr
vr
-
vs
is
Ps21,  Qs21 
Ps22,  Qs22
Ps11,  Qs11 
Ps,  Qs 
Psn,  Qsn 
Ps12,  Qs12 
Ps13,  Qs13 
Ps23,  Qs23 
vs
-
is
+
is
-
is
3+
+
+
Power Components 
Sequence separation
Control
Fig. 4. Basic control scheme of VM-DPC combined with a parallel
compensator (PC).
is −ωs, thus v−s can be described as follows,{
v−sα = |vs−|cos(−ωst + θ−0 )
v−sβ = |vs
−|sin(−ωst + θ−0 )
. (19)
The derivations of v−s can be obtained as,
dv−s
dt
= −jωsv−s . (20)
If Rs is small enough to be neglected, then ψs can also be
expressed as,
ψ−s = j
1
ωs
v−s . (21)
Based on (3), (18), (20), and (21), the dynamics of Ps22,
Qs22 can be written as,

dPs22
dt
=ωrQs22 +
LrRs
σL2m
Ps22 −
3
2Lmσ
[U−rP
−Rr(i−rαv−sα + i−rβv
−
sβ)]
dQs22
dt
=− ωrPs22 +
LrRs
σL2m
Qs22
− 3
2Lmσ
[U−rQ +Rr(i
−
rβv
−
sα − i−rαv−sβ)]
. (22)
Similar to the VM-DPC strategy, U−rP and U
−
rQ are designed
as the VMR terms of the compensator. By neglecting the rotor
side resistance, (22) can be simplified as,U−rP = Ksν−rp −KsωrQs22 +
Lr(ωm + ωs)
Lmωs
|v−s |2
U−rQ = Ksν
−
rq +KsωrPs22
, (23)
where ν−rp and ν
−
rq are the intermediate power regulating
variables. By substituting (23) into (22), ν−rp and ν
−
rq can be
deduced as, 
ν−rp =
dPs22
dt
− LrRs
σL2m
Ps22
ν−rq =
dQs22
dt
− LrRs
σL2m
Qs22
. (24)
Power 
Calculation
2s/3s
Contactor
Grid
DFIG
VM-DPC for DFIG
RSC
ωm
ωr
ωs
ωs
ωm
is ir
ωr
Cdc
vdc
|vs|
2
Ps
*
Qs
*
Qs
UrP
UrP
-
Sabc
UrQ
UrQ
-
vs, is
PI
PI
PI
PI
Eq.(12)
Eq.(25)
SVPWM
Encoder
-
-
+
+
+ +
+ +
+
|vs
-
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-
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Negative-sequence
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Ps22
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+
+
+
+
+
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-
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Ks
Ks
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Ks
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Parallel Compensator (PC) 
Fig. 5. Complete control block diagram of the proposed VM-DPC with
parallel compensator for the rotor side converter (RSC).
The structure of the additional compensator is designed as
PI control,
ν−rp =Krp,n(P
∗
s22 − Ps22) +Kri,n
∫
(P ∗s22 − Ps22)dt
ν−rq =Krp,n(Q
∗
s22 −Qs22) +Kri,n
∫
(Q∗s22 −Qs22)dt
,
(25)
where P ∗s22 and Q
∗
s22 are the power references inputs corre-
sponding to Ps22 and Qs22, respectively. If the control target
is to minimize the negative-sequence of the output current,
the active and reactive power reference values can be set as
P ∗s22 = 0 and Q
∗
s22 = 0, respectively. Krp,n and Kri,n are the
control parameters of the parallel compensator.
By using the definition of VMR inputs U−rP and U
−
rQ in (22),
the negative-sequence voltage control signals of the RSC can
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finally be calculated as,

v−rα =
v−sαU
−
rP + v
−
sβU
−
rQ
|v−s |2
+
Lr(ωm + ωs)
Lmωs
v−sα
v−rβ =
v−sβU
−
rP − v−sαU
−
rQ
|v−s |2
+
Lr(ωm + ωs)
Lmωs
v−sβ
. (26)
Since the system is linear and follows the superposition the-
orem, the control signals of rotor voltage in the αβ reference
frame can be calculated as the sum of control inputs vr in (11)
and v−r in (26) as, {
vcrα = vrα + v
−
rα
vcrβ = vrβ + v
−
rβ
. (27)
The complete control block diagram of the proposed control
strategy is shown in Fig. 5.
TABLE I
PARAMETERS OF SIMULATED 2 MW DFIG SYSTEM AND CONTROL
Parameter Symbol Value Unit
Rated power Pref 1.5 MW
Sampling frequency fa 4 kHz
Switching frequency fw 4 kHz
Line-to-line Voltage vs,rms 690 V
DC voltage vdc 1150 V
Dc Capacitor Cdc 0.08 F
System frequency f 50 Hz
Stator resistance Rs 0.0026 Ω
Stator inductance Ls 6 mH
Rotor resistance Rr 0.0029 Ω
Rotor inductance Lr 2.6 mH
Mutual inductance Lm 2.5 mH
Turns ratio u 3
Control Parameters
Parameter Value Parameter Value
Krp 1000 Kri 20000
Krp,n 4000 Kri,n 40000
Ks 0.00012
III. SIMULATION RESULTS
A simulation is carried out in Matlab/Simulink, Simscape
Power System to verify the effectiveness of the proposed
method under unbalanced grid conditions. The sampling fre-
quency is set to 4 kHz. The switching signal is generated by
the SVPWM with a 4 kHz switching frequency. The rotor
speed of DFIG is set to operate at a constant rotor speed
(122.5 rad/s). The parameters of the model and controllers
are presented in Table I.
A. Comparative study
In order to verify the proposed VM-DPC with PC, a
comparison study is carried out with the proposed VM-DPC
with compensator and other three different control strate-
gies, including the pure VM-DPC and two improved control
strategies under unbalanced grid condition: the Dual-loop
VOC (D-VOC) [26] and the improved SMC-DPC with power
compensation (C-SMC-DPC) [8]. The control bandwidths of
the conventional VM-DPC and the PC are 175 Hz and 635
Hz, respectively. The control bandwidth of the inner-loop of
D-VOC is chosen as the same value of the VM-DPC with
PC. The system is directly connected with a programmed
unbalanced grid voltage source with a single-phase voltage
drop fault (vs,a = 0.9 p.u.) and two-phase voltage drop
(vs,b = 0.8 p.u., vs,c = 0.8 p.u.) set at 3 s and 3.8 s,
respectively. It can be observed that both D-VOC and C-SMC-
DPC are capable of keeping the stator currents symmetrical
with phase-A stator current (is,A) THD = 1.3% and THD =
2.5% under single-phase voltage dip, respectively. These two
methods also perform well under a two-phase voltage drop
with is,A THD of 1.4% and 1.5%, respectively. By comparing
Fig. 6(c) with Fig. 6(d), it is observed that the pure VM-
DPC has the same level of steady-state performance as the
conventional VOC under balanced condition, which is better
than the SMC-DPC. However, the performance of the original
VM-DPC is seriously deteriorated by the unbalanced grid
conditions. A single-phase voltage drop is set at 3 s (0.9
p.u.), which generates a negative-sequence component i−s ,
and increases the is,A THD to 3.4%. By using the proposed
VM-DPC with PC, the stator currents are balanced and the
corresponding THD of is,A is reduced from 3.4% to 1.3%
under single-phase voltage drop conditions. In addition, the
is,A THD is reduced from 8% to 1.8% under the two-phase
voltage drop conditions.
For better illustrations, the peak-to-peak values of the rip-
ples in Ps, Qs, Te of four different control strategies under the
unbalanced voltage dip conditions, are compared as shown in
Fig. 8. The percentages of the ripples are measured based on
the peak-to-peak values normalized to their respective values
under the standard operating condition. It can be seen that
compared to the pure VM-DPC, the proposed method can
significantly reduce the ripples in Ps, Qs, Te. When the pure
VM-DPC is applied, the maximum peak-to-peak value of the
ripples in Ps, Qs and Te are 0.37 p.u., 0.34 p.u. and 0.66
p.u., respectively under two-phase voltage drop conditions.
After the proposed method is employed, the corresponding
values drop to 0.14 p.u., 0.14 p.u. and 0.27 p.u., respectively.
The results indicate that the proposed method has the same
level of steady-state performance as the D-VOC method
under unbalanced voltage conditions, but better than the C-
SMC-DPC method. The Current Unbalance Factor (CUF =
|i−s |/|i+s |) of the four different control strategies are compared
as shown in Fig. 7. The results indicate that the proposed
method can maintain a symmetrical stator current similar to
the D-VOC method, with the lowest CUF value of around
0.02. Fig. 9 shows a comparison of transient response between
different control strategies under single-phase voltage drop
(0.9 p.u.), which manifest that the VM-DPC with PC provides
a smooth active power output with the smallest ripples, and the
convergence time is less than 0.05 s. Besides, the C-SMC-DPC
has the fastest transient response. Since the D-VOC requires
PLL and an outer power loop, the transient response is slower
than the other three methods.
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} }1-phase drop (0.9 p.u.) 2-phase drop (0.8 p.u.) } }1-phase drop (0.9 p.u.) 2-phase drop (0.8 p.u.) } }1-phase drop (0.9 p.u.) 2-phase drop (0.8 p.u.) } }1-phase drop (0.9 p.u.) 2-phase drop (0.8 p.u.)
THD = 1.4% THD = 1.5% THD = 3.4% THD = 8.0% THD = 1.8%THD = 1.3%THD = 2.5%
(a) (b) (c) (d)
THD = 1.3%
Fig. 6. Comparison of the DFIG performance controlled by four control strategies under unbalanced grid conditions. (a) D-VOC. (b) C-SMC-DPC.
(c) Pure VM-DPC. (d) VM-DPC with PC.
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Fig. 8. Comparison of the ripples in Ps, Qs and Te under unbalanced
grid conditions among the four control strategies.
B. Performance Under Parameter Mismatch and Har-
monic Distorted Condition
As described in (9)-(12), the value of generator inductance
Lm is required for the VM-DPC. Hence, it is necessary to test
the robustness of the proposed method against the generator
parameter mismatches. In addition, the DFIG is generally
operating under non-ideal harmonic distorted voltage condi-
tions. Therefore, in this subsection, the performance of the
proposed method under parameter mismatches and distorted
voltage conditions is tested as presented in Fig. 10. At 3.5
s, a phase-A voltage drop (0.7 p.u.) is set. It can be observed
that the proposed method is capable of regulating the Ps22 and
Qs22 introduced by the unbalanced voltage at 3.5 s, to be zero
3.5 3.6 3.7 3.8 3.9 4 4.1 4.2
Time (s)
0.5
1
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P
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M
W
)
D-VOC
C-SMC-DPC
VM-DPC
VM-DPC with PC
Fig. 9. Comparison of the active power transient performance under
single-phase voltage drop (0.9 p.u.) conditions among the four control
strategies.
within 0.5 s. Since the negative-sequence current is eliminated,
the ripples in the powers and the electromagnetic torque Te,
are also largely reduced. Then, the mutual inductance Lm and
rotor resistance Rr of the control parameters in the proposed
method are increased by 30% at 4 s. It can be seen that
there is almost no effect on the control performance. At
4.5 s, the harmonic components are injected into the stator
voltages, which increases the stator current THD from 2.7%
to 3.6%. However, it is still below the range of the grid
requirement [33]. Consequently, the robustness of the proposed
method against parameter mismatches and harmonic distortion
is verified.
C. Comparison between compensation strategy and PC
In this subsection, the PC performance of regulating the
power components Ps22 and Qs22 are discussed in detail.
The proposed method is compared to the VM-DPC with a
compensation strategy (VM-DPC + C), in which the power
reference values are added with the compensation terms, i.e.,
P ∗s,add = P
∗
s + Ps21, Q
∗
s,add = Q
∗
s + Qs21. This improved
technique has been widely applied in SMC-DPC and LUT-
DPC based techniques [8], [10], [17], [19]. As shown in
Fig. 11, a phase-A voltage drop (0.7 p.u.) is set at 3.5 s,
which induces large ripples in the stator active and reactive
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+30% error in Lm, Rr VM-DPC + PC Hamonic distortion}
THD = 3%
THD = 3.6%THD = 2.7%
Fig. 10. Robustness of VM-DPC with PC against parameter mismatches
and distorted voltage conditions.
powers. Moreover, the negative-sequence component i−s and
the third-order harmonics i3+s are also introduced in the stator
currents. It can be observed from the bottom of Fig. 11 that
the coupling between v+s and i
−
s induces dc components
(Ps22, Qs22), whereas the coupling between v+s and i
−
s induces
(Ps23, Qs23) with a frequency of 4ωs. At 4 s, the compensation
terms Ps21 and Qs21 are added into the power reference
values, which effectively eliminate i3+s and reduce the current
THD from 8.8% to 1.6%. It can be seen that the Ps23 and
Qs23 are also largely reduced. However, the VM-DPC with
compensation strategy has less influence on (Ps22, Qs22), and
i−s is not reduced, which still introduce (Ps12, Qs12) and cause
the power fluctuations. At 4.5 s, the proposed method is
employed, which balances the stator current by regulating
Ps22 and Qs22 to be zero. Since i−s is eliminated, the ripples
of active and reactive powers are also significantly reduced.
However, i3+s still partially left when using the proposed
strategy. The THD of is,A is 2.6%, which is higher than the
compensation strategy, but much lower than the conventional
VM-DPC. After 5 s, the PC and compensation strategy are
employed simultaneously, which further eliminate i3+s , but
slightly increase the fluctuation of the active and reactive
power. Consequently, it can be concluded that the VM-DPC
with PC achieves a good balance in the aspects of balancing
} } } }VM-DPC VM-DPC + C VM-DPC + PC VM-DPC + C + PC
THD = 8.8%
THD = 1.6% THD = 2.6%
Single-phase voltage drop (0.7 p.u.)
THD = 1.6%
3.86 3.87
Fig. 11. Performance of the pure VM-DPC, VM-DPC with compensation
strategy (VM-DPC + C), VM-DPC with PC (VM-DPC + PC), and the
strategy combines two strategies (VM-DPC + C + PC) under phase-A
voltage drop (0.7 p.u.) conditions.
the stator current as well as reducing the ripples in active
and reactive powers. The potential application of the proposed
method with compensation strategy will be studied in future
research work.
IV. EXPERIMENTAL RESULTS
In order to verify the effectiveness of the proposed control
method, an experimental prototype of a 7.5 kW DFIG is tested.
The DFIG is connected with a speed-controlled induction
machine operating at 1200 rpm (sub-synchronous speed). The
control strategies of RSC and the Grid Side Conveter (GSC)
of the DFIG are implemented in a dSPACE 1006 system. The
GSC is controlled as a typical VOC, which is used to support
a constant DC-link voltage at 650 V. The sampling frequency
is set to 10 kHz, which corresponds to 10 kHz switching
frequency of the SVPWM technique. The switching signal of
the GSC and RSC are generated by using the DS5101 digital
waveform output board. The experimental setup and generic
system architecture are shown in Fig. 12. The pure VM-DPC
is chosen to be compared with the proposed method in the test
platform. The unbalanced grid voltage is generated by the grid
simulator. The grid condition with a single-phase voltage drop
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TABLE II
PARAMETERS OF EXPERIMENTAL DFIG PROTOTYPE
Parameter Symbol Value Unit
Rated power Pref 7.5 kW
Line-to-line Voltage vs,rms 380 V
Dc voltage v∗dc 650 V
Dc Capacitor Cdc 600 µF
System frequency f 50 Hz
Sampling frequency fa 10 kHz
Switching frequency fw 10 kHz
Stator resistance Rs 0.44 Ω
Stator inductance Ls 82.7 mH
Rotor resistance Rr 0.64 Ω
Rotor inductance Lr 84.6 mH
Mutual inductance Lm 79.3 mH
Control Parameters
Parameter Value Parameter Value
Krp 4000 Kri 20000
Krp,n 100 Kri,n 5000
Ks 0.0059
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Fig. 12. (a) Experimental setup to test DFIG with the proposed control
method using dSPACE. (b) Generic system architecture.
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Fig. 13. Voltage generated by the grid simulator with single-phase
voltage drop (vs,a = 0.9 pu) and the phase-C current behavior of the
pure VM-DPC.
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1 A/divis,a is,b is,c
Ps 2 kW/div
Fig. 14. The steady-state performance of the pure VM-DPC under
10% single-phase voltage drop condition. (a) Stator currents and active
power performance. (b) Active and reactive power performance.
(0.9 pu), and the phase-C current behavior of the pure VM-
DPC, are shown in Fig. 13. The results are presented as two
parts, i.e. part.A is to illustrate the improvements of the steady-
state performance of the VM-DPC with parallel compensator
compared to the pure VM-DPC under unbalanced grid condi-
tion; part.B is to present the power transient response of the
proposed control method under unbalanced grid conditions.
A. Steady-State Performance Under Unbalanced Grid
Condition
In order to test the steady-state performance of the two
control strategies, the active and reactive power reference
values are set to P ∗s = 2.3 kW and Q
∗
s = 0 kVar, respectively.
Fig. 14 shows the stator currents of the system using the
pure VM-DPC is sinusoidal but asymmetrical. There are also
ripples having twice the fundamental frequency in both active
and reactive powers with the peak-to-peak values of about 0.6
kW.
The improvements of the VM-DPC with PC under unbal-
anced voltage condition are confirmed as shown in Fig. 15.
The CUF values carried out with two strategies are compared,
as shown in Fig. 16, which indicates the VM-DPC with PC
successfully reduces the unbalance of the stator currents and
decreases the CUF value from about 0.08 to 0.02. The ripples
in the active and reactive powers are significantly reduced,
which are in accordance with the simulation results. Besides,
the THD value of the stator currents has been reduced from
4.67% to 4.22% as shown in Fig. 17. Therefore, it can be
concluded that the improvements by adding the compensator
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(a)
Fig. 15. The steady-state performance of the VM-DPC with parallel
compenstor under 10% single-phase voltage drop condition. (a) Stator
currents and active power performance. (b) Active and reactive power
performance.
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Fig. 16. Comparison of the current unbalanced factor (CUF) using VM-
DPC and VM-DPC with PC under unbalanced grid conditions at 2.3 kW
operation.
compared to the pure VM-DPC under unbalanced grid condi-
tion are obtained.
B. Transient Response Under Unbalanced Grid Condi-
tion
When an unbalanced grid fault occurs, the DFIG should
respond and regulate its output active and reactive power in
terms of the grid requirements. For that purpose, the control
strategy should provoke the power responds of DFIG in a fast
and smooth manner. Therefore, the power transient response
of the proposed control method under unbalanced voltage
condition is tested in this section. The output power of DFIG
is zero at the beginning. Fig. 18 shows that when the active
power reference P ∗s changes to 2.3 kW, the proposed VM-
DPC with PC reaches steady-state within 10 ms with a small
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Fig. 17. Stator current harmonic spectrum at 2.3 kW operation. (a) VM-
DPC. (b) VM-DPC with PC.
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Fig. 18. The transient performance of the proposed VM-DPC with
parallel parallel compensator under 10% single-phase voltage drop con-
dition. (a) Voltage conditions and phase-C stator current performance.
(b) Active and reactive power performance.
overshoot and small ripples. Consequently, it can be concluded
that the proposed control method is suitable for quick dynamic
response in DFIG under unbalanced voltage condition.
V. CONCLUSION
In this paper, a newly-designed VM-DPC with PC for
RSC was presented. The method has a simple structure,
which does not require PLL or measurements of the rotor
side currents. The pure VM-DPC guarantees a satisfying
transient and steady-state performance under balanced grid
conditions, while the newly-designed additional compensator
considerably enhances the control performance of the pure
VM-DPC under unbalanced grid conditions by dynamically
regulating the negative-sequence current in a closed-loop
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structure. Simulation results show that the proposed method
is capable of ensuring the balanced and sinusoidal stator
currents as well as reducing the ripples in both the powers
and the electromagnetic torque. The robustness of the proposed
method against generator parameter mismatches and harmonic
distorted voltage conditions are also verified. A comparison
between the proposed method and the compensation strategy
shows that the VM-DPC with PC achieves a good balance
between reducing the stator current unbalance and restraining
the power ripples. The experimental results further verify the
obvious improvements of the proposed method compared to
the pure VM-DPC. Moreover, the experimental results show
the system using the proposed method still obtains a fast
and smooth power transient response under unbalanced grid
conditions. The results indicate the application of the proposed
control method for quick dynamic response scenarios under
unbalanced grid conditions as well as in steady-state. Our
future perspective includes further investigation on the im-
provements of the sequence components separation techniques
under frequency variation conditions and a combination of the
proposed method with the compensation strategies.
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